



**Faculty of Engineering** 

**Electrical Power and Machines Engineering Department** 

# Electric Circuit (1) Lab Experiments

1<sup>st</sup> Year of Electrical Engineering 1<sup>st</sup> Term

### Experiment (2)

Kirchhoff's Voltage Law

### Kirchhoff's Voltage Law

• K.V.L. states that the <u>summation</u> of <u>voltage rises</u> is equal to the <u>voltage drops</u> in a <u>closed loop</u> in any electrical circuit.

$$\sum$$
 Vrises =  $\sum$  Vdrops

#### <u>OR:</u>

• The summation of all voltages in any closed loop is equal to zero.

$$\sum V=0$$

# Objective of experiment

• To verify experimentally K.V.L. for a simplified electrical circuit.


## **Experiment Requirements**

- 3 Resistors.
- D.C. Supply.
- 4 D.C. Voltmeters.






### **Experiment connection**




It is supposed to note that:

### **Experiment connection**




#### Simulation results

At Supply voltage = 50 V



#### Simulation results

At Supply voltage = 100 V



### **Experiment results**

By changing the D.C. Source value, then read the rest of voltages and record it.

VS	V1	V2	V3